|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2006年10 期
| 标题 |
| 基于FPGA/CPLD的高速和低速UART的设计及其应用(15 卷) |
| 英文标题 |
| Design and application of high speed and low speed UART based on FPGA/CPLD |
| 摘要 |
| 利用计算机软件技术（EDA技术）和FPGA/CPLD的灵活性可以方便快速地设计高速和低速的UART。高速的UART可以用在光纤通信上，低速的UART可以用在FPGA/CPLD和单片机的通信上。设计中包含UART的发送模块、接收模块和波特率发生器，所有功能的实现全部采用VHDL硬件描述语言来进行描 |
| 作者 |
| 新闻作者:王永州，范多旺 |
| 关键字 |
